Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Over 125 Verification engineers honored us this past Tuesday by attending the annual "ClubT" in Hertzelia. Here are some of the highlights (and if you were an attendee please post your feedback or follow-up questions in the comments below):
There was high interest in latest updates delivered in recent versions, with particular interest on the 9.2 version that just came out. (Apparently quite a few of the attendees are approaching the point in their project cycle(s) where they are free to upgrade versions.)
There was also a lot of interest in our future roadmap proposals, and how users will be able leverage and/or trade off their "magic" vs. compute resources.
dentifying, debugging, and fixing bugs faster is clearly a growing issue. Note that this includes making improvements in error messaging and results display such that it's easier to understand the behavior of the simulation.
Questions also came up about leveraging multi-core technologies for increased testbench simulation performance.
Verification CTO Yoav Hollander takes his turn driving the panel discussion
Evidently the momentum of the event was a little too strong, as by the end of the day people were too worn out to get the most from the round table sessions.
For future panels we need better balance the time allotted for introductory statements to give more time for the Q&A.
ClubT Hertzelia attendees: please give your feedback and suggestions for future events in the comments below!
On Twitter: @teamspecman