Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
OR: “Leverage automatic checks extracted from designs without writing a single assertion”
What if a push button solution existed that ran a set of assertion checks on a design but did not require a single assertion to be written? Would you use it? Of course you would. However, many people believe that in order to benefit from Incisive Formal Verifier (IFV) or Incisive Enterprise Verifier (IEV) you need to know how to write assertions of some form. The good news: this is not true -- you can actually start meaningful formal verification without writing a single assertion at all! The secret is a capability of IFV & IEV aptly called Automatic Formal Analysis – “AFA” for short.
Simply stated, AFA automatically extracts from the design common assertions that can easily be overlooked, or are just plain tedious to write by hand. Either way, because the checks are automatically created, they are generated consistently across the entire RTL code base, and the correctness of the assertions are guaranteed. The not-so-hidden bonus here is that no time will be required to debug the assertions. Instead, the engineer is free to focus solely on debugging failures or incorrect RTL behavior.
Anyone on a design or verification team can and should run the AFA capability on all designs in the same way you run code coverage in dynamic simulations; i.e. just turn it on and let the machine do the work. In short, AFA is a simple and low effort verification activity that can catch bugs from the beginning.
What kinds of extracted checks are we talking about, exactly? Examples AFA checks include showing any unreachable lines of code, unreachable FSM states, or out of bounds index assignments. AFA also checks to ensure ‘X’ assignments never happen, and that you never have bus contention. The chart below summarizes all the different types of AFA checks:
Running AFAThe following screen shots show examples of how AFA works with IFV. The first screen shot shows deadcode checks running on RTL; the second screen shot shows the failure and the corresponding lines of code that are not reachable. This is all possible with a click of a button. (Note: while this initial example is about deadcode, note that AFA checks run similarly on RTL for all the checks listed in the chart above.)
How to Run Automatic ChecksAFA Checks can be enabled in two ways: using the tools’ GUI, or via a TCL command.
Using the GUI:
1. Select the relevant categories of Automatic Formal Analysis checks by clicking on the relevant tab.2. Use the right mouse button click and select “Assertion -> Add All”3. Repeat steps (1) and (2) above for any and all categories of assertions you want to prove.4. Click the “Prove” button
Using a TCL command:
1. From the “formalverifier” prompt type:
formalverifier> assertion –add –automatic
This will add all AFA checks to be proven
2. Next, from the formalverifier prompt type:
If you are new to IFV or IEV, you may want to start without any input constraints at all, and just get value from running the deadcode assertions on your design. Later, after the addition of constraints, you will reduce the amount of false failures you will debug. All such guidance, and a full description of AFA’s capabilities, are documented in Chapter 10: Automatic Formal Analysis in the Incisive Formal Verifier User Guide. It is also available from the IFV installation tree at <root>/doc/ifvuser/ifvuser.pdf
SummaryAutomatic Formal Analysis – “AFA” for short – should be run on every design (like code coverage in dynamic simulation) since it’s built-in and automatic. Whether you are an expert that just wants to save time by letting the machine deal with the “basics”, or you are new to assertion-based verification and are intimidated by writing a set of assertions or from scratch, AFA provides you a set of automatically extracted assertions that can help you verify your design.
Finally, if you have used AFA please share your experiences with this capability in the comments below.
Happy bug hunting!