Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Good news for Specmaniacs based in the EU: next week from May 4-6 is the annual CDNLive! event in Munich. An overview of the conference with info on how to register is here: http://www.cadence.com/cdnlive/eu/2010/pages/agenda.aspx
Even better (from a Specmaniac perspective), none other than e/Specman co-creator Yoav Hollander will be at the event, along with verification guru Mike Stellfox. Also be sure to meet the newest member of Team Specman, Kishore Karnane. (It will be easy to find Kishore -- he will be presenting the Verification roadmap on Wednesday!) As always, these guys are eager to hear about your latest project, and the related verification concerns and challenges.
Naturally CDNLive will cover *all* aspects of Cadence's technologies and methodologies, including more information on the new EDA360 initiative. And in general, you can't go wrong by following the whole Functional Verification track. However, Team Specman can not resist drawing your attention to the specific papers, techtorials, and exhibitors that will feature Specman and e language-related content. Hence, if you are going to the event, please consider printing out the following "CDNLive Guide for Specmaniacs"
Tuesday May 413:30-15:30 Functional Verification Techtorial with Advanced OVM Applications
Wednesday May 511:00-11:30, FV02: OVM made easy with DVT -- presented by AMIQ Consulting
13:45 - 14:45, FV05 & FV06: Cadence's Functional Verification Roadmap -- presented by Team Specman's own Kishore Karnane.Expectations alert: while this presentation will have a few high-level notes on the e/Specman roadmap, consider it more of a roadmap briefing on the whole verification product line. Rephrasing: Kishore has a lot of ground to cover in only 30 minutes, so please do not freak out if you only hear a few things about Specman. Feel free to ask Kishore to give you more in-depth briefing on the Specman roadmap offline.
15:15-16:15, Functional Verification Demo 1: Simplify your life - IES simulation & debug utilities
16:15-17:15, Functional Verification Demo 2: Next Generation Debug(Hint: "ClubT" alumni who were dissappointed we didn't show demos last fall should definitely go to this session. Trust us on this one.)
Thursday May 611:15-11:45, FV11: The Missing Piece: OVM e Interconnect Package
e/Specman-related Exhibitors at the Designer Expo
AMIQAMIQ provides ASIC functional verification services, VIP development and training with significant expertise in e/Specman (and in SystemVerilog too), related methodologies (OVM e / SV / SystemC), and tools (Specman, Enterprise Manager, IES-XL, etc.). AMIQ also develops "DVT Eclipse" (www.dvteclipse.com), an Integrated Development Environment for e and SystemVerilog (like Visual C). [Note: they are giving a paper titled "OVM made easy" on Wednesday May 5 at 11:00]
Cadence Education ServicesHave new people to bring up to speed with Specman? OR are you ready to learn advanced e/Specman topics? Please talk to our colleagues about both our Basic and Advanced training courses. (Fun Fact: at least 300 people a year attend a paid Specman training class!)
HDL Design HouseHDL Design House offers front end digital and analog design and verification services for SoC projects and provides soft IP cores. Even better: these guys are e/Specman experts who can whip up an OVM e UVC for you in no time.Team Specman hopes this summary helps our Specmaniacs get the most out of the show. Also: don't forget to say "hi" to Yoav, Mike, and Kishore.
(on Twitter: @teamspecman)