Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Confidence from competence. Measurement through metrics. Sell without selling. These are the pearls I learned from my cab driver on the way home from DAC. Aside from the core truths they convey, they clearly define the top three verification items I saw at 47th DAC in Anaheim this year.
Topping my list is the surging interest in OVM as it matriculates into the Accellera UVM. The OVM/UVM booth at DAC picked up nearly 800 leads! Despite relatively flat attendance, this is up roughly 3x over last year and is a testimony both to the success OVM has enjoyed and the recognition that UVM is the future of testbench verification because it is based on OVM 2.1.1. With all this hype, the cabbie's wisdom is seen in the customer papers presented in the booth because those papers exude competence and measurement that sell the methodology without selling it. During the show I tweeted from @SeeAdamRun a whole series of detailed quotes from these presentations and from the Accellera breakfast, but I would like to cite a few key points here:
If I had to point you to my top three verification partners, it would be Zocalo, Doulog, and Amiq (just to be cute and reverse the alphabetical order). Each of these met my Cabbie's measurements of what it takes to succeed with the "install it and see for yourself" attitude. In the case of Zocalo, I encourage you to call them a get a technologist-led Zazz demo to truly understand how it can help you find where to place your assertions, enable you to graphically construct them, and then measure their effectiveness.
With Duolog, I would also strongly suggest an instructor led demo. Their Socrates solution will help realize the technical reality of EDA360, because it enables you to capture the register, memory map, and more information about your SoC, and then statically verify that information before writing it into whatever format you need for verification. Finally, Amiq continues to make the development of OVM and UVM easier and easier with their DVT solution and the features that plug into it. Keep watching Amiq for more UVM announcements coming shortly!
Finally, I can't even begin to tell you how good it felt to be back at DAC in force. With an active, vibrant Cadence booth and demos on the floor, Cadence Verification lived the cabbie's mantra. We had verification customers presenting in both our theatre and the OVM booth, showing competance and confidence with our products. Our demos projected both productivity metrics as well as the management of verification metrics, and the verification leadership we exhibited through the various panels and standards efforts throughout DAC sell Cadence verification without selling. With almost nineteen years at Cadence, I am very pleased with the what we have achieved through the technical prowess of hundreds of Cadence engineers. Keep your eyes on us, we have a lot more in the pipeline!
I picked up three inspiring points from my cabbie at DAC which opened my eyes to three key verification observations. What did you learn at DAC?