Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
We interrupt R&D's Vinaya Singh's excellent series on "The Role of Coverage in Formal Verification" to reference a related post from Richard Goering on "Extending Metric-Driven Verification (MDV) to Formal Analysis - What, Why, and How". Specifically, Richard's article shows how coverage from formal analysis (described by Vinaya) is tied into what has been a traditionally dynamic simulation-oriented flow -- as per the January 10 announcement of new capabilities in Silicon Realization in general, and Incisive Enterprise Verifier ("IEV") and Incisive Enterprise Manager in specific. While I encourage you to read both articles (they are short, sweet, and suitable for engineers and managers alike), allow me to focus on a "the why" i.e. the benefits of mixing formal & assertion-based verification (ABV) and MDV.
A common frustration we hear from formal technology users is the difficulty they have in communicating their intentions and progress to their simulation-oriented management. All too often, formal analysis terms like "Proofs," "Reachability," and "Explored"/"Inconclusive" have little to no meaning to a D&V manager who is expecting to hear about "Tests," "Coverage," and "Check Counts." Additionally, there are multiple cases where even the most refined formal analysis could converge faster via targeted application of dynamic simulation(s). The solution: use a metric driven approach to combine the strengths of each technology to mutually reinforce each other on a 1-to-1 basis. How? Consider the following annotated screenshot:
The left-hand column of this window shows the aggregated coverage scores for the simulation / event-based engines -- functional coverage, code coverage, etc. On the right hand side, results from the formal analyses are shown. Both datasets are aligned 1-for-1 on the respective line item defined in the "vPlan".
The value of this display: if you get an inconclusive result with formal (a/k/a an "Explore" in formal parlance), with this "multi-engine" view you now have the option to safely leverage the dynamic simulation result rather than continue working to resolve the Explore. Conversely, you could also safely leverage the formal result instead of trying to concoct more tests/scenarios/longer runs to hit the given corner case with simulation. An added bonus -- at a glance the Formal results can tell you with mathematical certainly when a given state / cover point is literally impossible to hit -- that is, "unreachable" -- no matter how many tests or scenarios you write. Truly a huge time and energy saver! In a nutshell, you can converge on verification closure faster than before, with greater confidence and/or significantly less risk.
Bottom-line: this metric-driven process combines the unique strengths of the various verification engines into actionable information for important tactical decisions, leveraging a format that everyone can understand.
Joe Hupcey IIIfor Team Verify
Team Verify On Twitter: @teamverify, http://twitter.com/teamverify