Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Adam's observations were triggered by a blog post from Ann
Mutschler that specifically discussed verification of low-power design
structures. She commented "in a small sense, what's old is new" in
regard to the use of gate-level simulation for low-power verification.
Adam's quote of her comment is specifically what reminded me of the album
title, but it also led me to think a bit about some other "old" EDA tools and
techniques that show no signs of going away and thus seem to be perpetually
There was certainly a time when many in the industry felt that gate-level
simulation would go away. As I noted in my most recent post,
early logic synthesis users ran lots of gate-level simulations to cross-check the
synthesis process. Once RTL-to-gate logical equivalence checking (LEC) became available, the
amount of gate-level simulation dropped significantly. However, it never went
entirely away since patterns destined for chip testers generally had to be
simulated at the gate level with full back-annotated post-route timing.
As Adam and Ann noted, gate-level simulation is even enjoying somewhat of a
comeback. But it's not the only "old" technology still around. What about LEC? There used to be talk about "correct-by-construction" logic synthesis
that would always create gates true to the RTL so that cross-checking would no longer be
needed. There was also a notion of correct-by-construction place and route, so
that such techniques as design rule checking (DRC) and layout-versus-schematic (LVS) comparison
would not be needed either. Well, none of those tools shows signs of disappearing anytime soon.
Coming back up to functional verification, the advent of constrained-random
stimulus generation seemingly spelled the death of manually written directed tests.
In truth, many project teams still do write some tests to exercise known
corner cases that may be hard to hit automatically. What about simulation
itself? As formal analysis gained in popularity there was some speculation that
it would replace simulation entirely. However, capacity limitations and the
challenges of specifying all intended behavior in the form of assertions have kept
formal in use mostly on portions of a design, but rarely on an entire chip.
I'm sure that I can think of some more examples, but this seems like the
ideal spot to stop and solicit comments from you, the readers. What EDA tools
and technologies did you think would be obsolete by now? What other examples
can you recall where the predictions of the "experts" turned out to be wrong? What's
"old" but "new again?" What's advertised as "new" but really just a rehash of old
technology? I'd love to hear your thoughts!
The truth is out there...sometimes
it's in a blog.
Gaurav, thanks for sending the links and reminding me about your posts. I read them when they came out and thought that they were really good. I recommend them to my readers.
A quick summary on the need for GLS -
A college friend with whom I attended a bunch of Ramones concerts back in the day reminded me that they adapted "Doreen is never Boring" into the song "Touring" ten years later. For those interested in the original version by The Mystics, I found it on CD at http://bit.ly/r53XGB and MP3 at http://amzn.to/qhtsc0. Enjoy!