Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
In a prior Team Verify post, Application Engineer Bin Ju talked about several applications of "Assertion Driven Simulation (ADS) in the Wild". In the following tech tip, allow me (Chris Komar, right) to focus on a common thread through each of her stories: the need to quickly bring-up a design without having to write any throw-away RTL code. One neat trick that supports this is a handy capability in Incisive Formal and Enterprise Verifier tools ("IFV" and "IEV") nicknamed "show me", where you can set up the tool to click on a signal in the source code viewer, and then have the tool display a cover witness trace for it.
Specifically, you can quickly select a signal in your DUT and ask IFV/IEV to show the signal becoming active. Thus, instead of having to write a testbench and figure out the proper stimulus to assert the signal, you just ask IFV/IEV to show you it going active -- hence the "show me" nickname.
Without exception, every customer that I've introduced this "show me" trick to wants to use this feature, and ideally automate its operation. Hence, here is how you can map this capability to its own button on the IFV/IEV GUI for quick access.
1 - Right click in the blank space of toolbar of the IFV/IEV window to open a pop-up menu to modify the toolbar settings. Then click the "Customize" button in the pop menu to bring up the "Customize Toolbars" dialog box.
2 - In the "Customize Toolbars" dialog box that appears, click "New Toolbar" to create a user defined toolbar called "User Toolbar", then click "New Button" to open the "Create a New Button" window.
3 - In "Edit a Button" window, configure and input the Tcl script as the following figure and click "OK", which will create a new user button called "Witness Signal" in the IFV/IEV window.
4 - Next, go back and bring-up the source code browser to select a signal, then click on your new button to have IFV/IEV show a waveform that asserts that signal (which in effect utilizes the dynamic/interactive property creation via Tcl). This waveform will honor the constraints defined by your assertion.
Chris Komarfor Team Verify
On Twitter: http://twitter.com/teamverify, @teamverify