Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
The register and memory package vr_ad for Specman is used in pretty much every verification environment. In most cases today, the register specification is captured in an IPXACT description and the register e-file can be automatically generated from it.
The vr_ad package comes with a variety of pre-defined register access policies, which cover the typical register usage.
However, many users have the need for special access policies which are not supported by vr_ad by default. Implementing these custom policies can be done in two ways:
1. Define the specific behavior for each register through extensions and customization of the register itself
2. Define a new access policy
To illustrate the two solutions, we use an example register which holds four fields. One field is reserved, the other three (f0, f1 and f2) have custom access policies:
f0: SELF_CLEAR: Field clears itself after one clock cycle upon WRITE access
f1: WRITE_CLEARS: Field clears itself with the 2nd (or more) write access
f2: READ_CLEARS: Field clears itself with the 2nd (or more) read access
The next section illustrates the pros and cons of the two implemenations.
Defining the specific behavior for each register through extensions and customization of the register itself
Typically one can give full write-read access to the register field (if no access is given, the conversion script ipxact2vrad.pl treats the field as Write-Read). One can then extend the register for specific behavior using, for instance, the predefined method post_access()
IPXACT description of register reg2:
In post_access() we are using the set_field() method to change the value of a specific field
The set_field() method itself calls update() which again triggers post_access(). This would result in an endless loop and/or wrong behavior. To overcome this, Cadence enhanced the vr_ad package. The default behavior of set_field() remains, but it can be overridden by a third parameter (perform_post_access with default value TRUE). When set to FALSE, the call to update() will be suppressed. In our case, this is required.
This enhancement will be available from Incisive 13.10-s020 and 13.20-s006.
When using an older version, the user has to implement a locking mechanism to avoid bad behavior. A code snippet is below:
The extension file has to be imported after the register definitions
Define a new access policy
The vr_ad package provides specific hooks to implement user-defined behavior. To define a new access policy, the user has to first create a new enum value for the policy:
The IPXACT file needs to make use of the vendorExtensions (access_policy attribute) to define the new access policy.
Note: The venderExtensions will not overwrite any access policy specified in the IPXACT, so make sure there is no regular policy specified.
Note: The IPXACT standard supports the definition of user-defined access policies. However, this description is not yet supported by the ipxact2vrad.pl conversion script.
Using the new access enum values, the corresponding subtype of the vr_ad_reg_field_info struct can be customized to the desired behavior:
The extension file has to be imported prior to the register definitions.
The vr_ad package provides many hooks to implement custom access policies.
While the register extension makes the flow independent of the IPXACT file and the vendorExtensions, there could be quite some coding required - The policy has to be implemented for each register subtype.
Using vendor extensions in the IPXACT description makes the flow more natural and probably requires less code, but relies on vendorExtensions.