• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Verification
  3. Accellera Systems Initiative Releases UVM 1.1b for Syst…
Adam Sherer
Adam Sherer

Community Member

Blog Activity
Options
  • Subscribe by email
  • More
  • Cancel
DAC
uvm
uvm world
Functional Verification
UVM 1.1b
Accellera

Accellera Systems Initiative Releases UVM 1.1b for SystemVerilog

1 Jun 2012 • Less than one minute read

Accellera Systems Initiive released the UVM 1.1b on its website June 1 and announced it on the UVM World site here. Cadence is happy to see this latest release maintaining the APIs and backward compatability of the UVM while improving the quality and stability of the SystemVerilog library.

Building on a decade of experience with the methodology, Cadence offers a unique solution for the UVM. You can see more about the unique capabilities of the Incisive Enterprise Simulator for UVM in our DAC booth (highlighting UVM with low-power) and in our suites for more depth.

If you are going to be at DAC I look forward to seeing you there.

 =Adam Sherilog, Incisive Product Manger 

 

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information