• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Verification
  3. DAC 2012: High-Level Synthesis Tutorial Standing Room O…
Jack Erickson
Jack Erickson

Community Member

Blog Activity
Options
  • Subscribe by email
  • More
  • Cancel
High-Level Synthesis
Intel
C to Silicon
dac2012
Bohm
SystemC
Synthesis
HLS
ESL
verification

DAC 2012: High-Level Synthesis Tutorial Standing Room Only

5 Jun 2012 • Less than one minute read

Monday is tutorial day at DAC, and this year the highest-attended tutorial was Synthesizing SystemC to Layout, led by Michael Bohm of Intel. The first session had over 100 attendees, standing room only:

Later sessions each had over 50 attendees. 

The tutorial featured topics ranging from designing using SystemC to high-level synthesis to verification, and Mike discussed some of the productivity benefits that he has seen, especially in terms of verification throughput. The main takeaway was that high-level synthesis is here, it works, and you should be using it in production now.

But the biggest takeaway was the amount of engineers who attended this tutorial. It seems that this really is the time when we begin to see widespread adoption of SystemC design and verification along with high-level synthesis.

Jack Erickson

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information