• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Verification
  3. DAC Best User Track: Visualizing Debugging Using Transaction…
jasona
jasona

Community Member

Blog Activity
Options
  • Subscribe by email
  • More
  • Cancel
DAC
System Design and Verification
Incisive
SoC
Marvel

DAC Best User Track: Visualizing Debugging Using Transaction Explorer in SoC System Verification

20 Aug 2009 • 2 minute read

One of the great things about DAC is the opportunity to meet new people and find out what kind of things they work on. This year I had the privilege of meeting Alicia Strang, a Verification Engineer, at Marvell Semiconductor. I first met Alicia when she was assigned as the moderator for the User Track presentation I made on Embedded System Device Driver Verification. During the course of the week we discussed different verification topics, and at the end of the week it was announced that Alicia's User Track Poster was given DAC Best User Track Poster Award Honorable Mention. The congratulations is currently on the front of the DAC website on the bottom right side.

The poster presents a great story of how Cadence users utilize Incisive to improve productivity. The poster discusses how to abstract debugging by providing higher level views using transactions that can be used to provide a better view before diving in and getting lost in the details. Abstract debugging is currently one of the most important topics in SoC verification and one of the best ways to improve productivity.

The slides from the poster are available now.

After DAC, I caught up with Alicia and asked her a few questions to share with readers on cadence.com

Alicia, tell us a little bit about what you do at Marvell

I define verification methodology and develop the verification environment for the system verification team in the enterprise storage SoC group. I am also responsible for the of hardware/software co-verification environment for our pre-silicon and post-silicon test.

What do you like about your job?

There are so many new things happing in the verification field. It is never a boring job because I learn new things everyday. There are so many new tools to play with too.

What do you find challenging about your job?

Learning curves: to verify a system I need to learn the system including all the protocols used by the system. To use the new tools and methodologies I need to overcome the learning curves.

What have you found that makes your job easier?

New technology and tools always help to make my job easier.

How did you become interested in debugging?

Debugging is the everyday life of every engineer. When we write RTL we need to debug RTL, when we write test bench we need to debug test bench. To make the debugging process easier is to make the engineer's life easier.

Anything else about DAC 2009 you would like to share?

It was a good opportunity to see what's new in the EDA industry. And I got to network with other verification engineers and find out what they are doing to solve similar problems they are having on their projects.

Thanks to Alicia for sharing a little about her work and congratulations to her and her co-author Robert Carden on the best poster award.

Jason Andrews

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information