Get email delivery of the Cadence blog featured here
Are you aware of all the cool new features in Digital Mixed Signal 2.0 (DMS 2.0)? Provided with the Xcelium Parallel Simulator versions 17.10 and beyond, DMS 2.0 brings you all kinds of new and wonderful features to help you use Xcelium to verify your mixed-signal designs.
The level of interaction between analog structures and digital logic is a lot more complex than it used to be. Divide-and-conquer verification isn’t good enough anymore; analog and digital components are often too intertwined to properly test each individually. Thus, Cadence has put substantial time and effort into solving this problem—and DMS 2.0 is the fruit of our labor.
Cadence is leading the industry with the most comprehensive set of mixed-signal verification capabilities across logic, real number modeling, and electrical abstractions. You may have already used DMS 1.0 in earlier versions of our simulators—but with 2.0, we’re bringing so much more to the table.
DMS 2.0 is an extension of 1.0, so everything you know and love is still there. So, what’s new?
We’ve added advanced real-number modeling features like coercion, support for multiple drivers and resolutions, wreal arrays, support for `wrealXstate and `wrealZstate, real assertions (in both PSL and SVA), multilanguage connections, and amsd control block support for blocks without analog content. There are also new SystemVerilog real-number modeling features, like SystemVerilog real coverage, SystemVerilog compliant nettypes and interconnects, support for multiple drivers and resolutions, support for user-defined data types (UDTs), and user-defined resolution functions (UDRs) in both real and non-real cases, and scalar nets with UDTs and UDRs.
We’ve expanded port-binding capabilities, too.
With DMS 2.0, Xcelium now has the best bi-directional modeling tech for SystemVerilog real-number modeling, the smartest implementation of power intent and distribution (brought to you by UPF/1801 or CPF), as well as SystemVerilog and mixed-signal features like the first SystemVerilog AMS compiler for connect modules and automatic insertion.
And that’s not even covering the new reuse features like advanced test bench and IP reuse.
DMS 2.0 brings a lot of new tech to the table, and if you’re not using it already—in this bloggers’ opinion, you’re missing out.
Check out a video overview of what DMS 2.0 brings to the table here.