Get email delivery of the Cadence blog featured here
It's been a year since I heard the
first solid report about Synopsys supporting the e language (IEEE
1647-2008) natively inside VCS. (Note a key distinction here: VCS has
interfaced with e language and/or Specman-driven testbenches for
years -- that's not what I'm referring to. The issue here is VCS running e
code natively like it runs Verilog natively.) In the past year I
have had many more anecdotes trickle in about VCS supporting e natively
in a growing number of companies, so by this point one can imagine the project
is pretty far along with their lead customers.
Thus, I ask anyone who has seen VCS-e
out "in the wild":
What are your impressions of it so far?
Do you think the capability is on
track for a public soft launch at DAC 2009?
UPDATE: this posting has prompted an interesting thread on this topic in the "Design Verification Professionals" group forum on LinkedIn: