• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Verification
  3. How Can You Continue Learning About Advanced Verification…
umery
umery

Community Member

Blog Activity
Options
  • Subscribe by email
  • More
  • Cancel
metric-driven
SystemVerilog
: Functional Verification
ABV
incremental elaboration
methodology
metric driven verification (MDV)
Metric Driven Verification
e-language
RAK
advanced verification
metric-driven verification
connectivity

How Can You Continue Learning About Advanced Verification at Your Desk?

3 Jun 2013 • 1 minute read

How much time do you spend "playing" and "learning" before you try a new EDA tool, feature, or flow?
Do you really take a training class and sift through the documentation or books about the subject before you start project work? Or are you the type who has the knack of figuring things out on your own by taking a deep dive, head first?

Learning is an iterative and repetitive process.  Human beings spend most of their lives learning through a structured learning program in their school years, then an expensive and elective college adventure, leading to years of learning during their professional lives.  The big challenge that I have faced with learning is how to find the right learning vehicle that helps me discover what I didn't already know in a short period of time.   If you struggle with this aspect, you should look at Cadence Rapid Adoption Kits (or, RAKs).

Rapid Adoption Kits from Cadence help engineers learn foundational aspects of Cadence tools and design and verification methodologies using a "DIY" approach.   Don't get me wrong, instructor-led, structured training programs work beautifully if you can invest the time and money. But there is always demand for learning something simply and quickly in some corner of the world. 

Today, we have made available eight RAKs focused to help our users learn various aspects of digital IP and SoC functional verification methodologies and tools.

The RAKs provide an introduction to state-of-the-art verification solutions including Universal Verification Methodology (UVM), based on the industry-standard UVM Reference Flow donated by Cadence for digital and mixed-signal verification using Incisive Enterprise Simulator and Metric Driven Verification methodology (MDV). For implementation, the flow uses Incisive Enterprise Manager, as well as SoC verification techniques such as I/O connectivity using Incisive Enterprise Verifier and optimization of simullation performance  for large SoCs.

The examples referenced in the Rapid Adoption Kit exercises are based on the Cadence SoC Verification Kit.  You can view presentations, app notes, videos and/or download the package that also contains lab exercises, relevant scripts and instructions.

Download your RAK today at https://support.cadence.com/raks.

Happy Learning!

Umer Yousafzai

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information