• Home
  • :
  • Community
  • :
  • Blogs
  • :
  • Functional Verification
  • :
  • Improving Your Testbench Flexibility with Enhanced Specman…

Functional Verification Blogs

Steve Brown
Steve Brown
8 Oct 2018
Subscriptions

Get email delivery of the Cadence blog featured here

  • All Blog Categories
  • Breakfast Bytes
  • Cadence Academic Network
  • Cadence on the Beat
  • Cadence Support
  • Custom IC Design
  • 定制IC芯片设计
  • Digital Implementation
  • Functional Verification
  • IC Packaging and SiP Design
  • The India Circuit
  • Insights on Culture
  • Mixed-Signal Design
  • PCB Design
  • PCB、IC封装:设计与仿真分析
  • RF Design
  • Signal and Power Integrity (PCB/IC Packaging)
  • Silicon Signoff
  • Spotlight Taiwan
  • System Design and Verification
  • Tensilica, Design, and Verification IP
  • Whiteboard Wednesdays
  • Archive
    • Industry Insights
    • Logic Design
    • Low Power
    • The Design Chronicles

Improving Your Testbench Flexibility with Enhanced Specman Templates

Cadence® Specman® Elite delivers faster and higher quality verification at block, chip, and system levels. The tool is cloud ready, supports industry-standard verification languages, and is compatible with the Open Verification Methodology (OVM), the Universal Verification Methodology (UVM), and the eReuse Methodology (eRM), so you can quickly and easily integrate it with established verification flows. Attend our FREE webinar on Improving Testbench Flexibility with Enhanced Specman Templates with Specman Elite expert, Daniel Bayer, on Tuesday, October 30, 2018 at 8:00am PDT, and learn how to:

  • Create new and enhanced sequence infrastructure using templates
  • Manage rapid UVC development using templates

A Q&A session will follow. For any issues with registration, please contact training_enroll@cadence.com. Registration deadline is October 28. For a selection of Specman training options, please visit www.cadence.com/training.

REGISTER NOW


Share Your Comment

Post (Login required)