• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Verification
  3. Making it Easier to Apply Palladium Z1 to SoC Performance…
XTeam
XTeam

Community Member

Blog Activity
Options
  • Subscribe by email
  • More
  • Cancel
Interconnect Workbench
customer feedback
success story
Palladium
Renesas

Making it Easier to Apply Palladium Z1 to SoC Performance Analysis

23 Sep 2017 • 1 minute read

Palladium Z1Recently, Renesas combined the Cadence® Interconnect Workbench, the Cadence vManager™ Metric-Driven Signoff Platform, and the Cadence Palladium® Z1 Enterprise Emulation Platform to improve their performance validation flow. They were looking for a better way to analyze their performance results so trade-off decisions could be made faster—a task well suited to Interconnect Workbench. Each new generation of their microcontroller units (MCUs) was more complex than the last, but the time-to-market constraint was more or less the same. This meant that they were getting bottlenecked by analytics, and it was causing strain on their design flow.

The largest advantage Renesas saw with the Interconnect Workbench was with its ability to give performance verification at multiple levels. The Interconnect Workbench was used to characterize and measure the latency of the MCU interconnects and bandwidth-critical paths, apply defined traffic loads, measure performance of traffic inside the MCU, and more.

The Interconnect Workbench was also used for testbench automation, which involves a single-step process to convert the metadata in a CSV file into Universal Verification Methodology (UVM) analysis and functional verification testbenches. From there, the Interconnect Workbench automatically generated a testsuite that drive initial traffic for performance analysis and functional verification.

All of this combined to allow Renesas to do more of their debugging and addressing of performance challenges earlier in the design cycle. It increased the number of times they could iterate on the interconnect configuration to achieve their performance goals, and overall reduced their time-to-market for this step by weeks.

The Results

By adopting the Cadence Interconnect Workbench, Palladium Z1, and other associated tools, Renesas cut their analysis and setup times from 22 to nine days, reduced execution time by 250X, all while verification coverage.

To read the full Renesas Interconnect Workbench customer story, click here.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information