• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Verification
  3. Skeptical That TLM D&V Makes Designers More Productive?…
archive
archive
Blog Activity
Options
  • Subscribe by email
  • More
  • Cancel
PMCS
TLM
IBM
System Design and Verification
Vittuatech
DAC&V
CoWare
C-to-Silicon
SystemC
CDNLive!
ARM
TI

Skeptical That TLM D&V Makes Designers More Productive? Come and See for Yourself!

3 Oct 2009 • 1 minute read

Last week Cadence’s new CMO John Bruggeman extended a personal invitation to all of you to join us for CDNLive San Jose 2009.   With 60+ papers, tutorials, and workshops, live and webcasted, we’re expecting even bigger attendance than back in 2007 (our biggest ever).

Those of you attending last year might remember that at that time Cadence had just announced our next-generation high-level synthesis tool, and that we were “back in the game” of System Design and Verification. You could count the number of presentations and case-studies on one hand (minus a finger or two! ;-).  Next week you’ll need both hands.  It’s truly amazing how far Cadence has come in just one year.  We’ve progressed from “Crackerjack” HLS technology to a comprehensive TLM-driven D&V solution, built around OVM and “Roll-you-own” Virtual Prototyping using a set of building blocks, to working solutions developed in partnership with some the world’s leading virtual platform and model vendors.

Next week at CDNlive SJ you can hear first-hand from companies like ARM, CoWare, IBM, PMCS, TI and Virtutech, about how all these technologies work and the productivity impact they are already experiencing today.

You can attend live, watch from the comfort of your desk, or from a Café in Paris on your iPhone.  The choice is totally up to you!  Below is a list of the System D&V presentations you surely don’t want to miss: 

Wed Oct 7 

  • SystemC TLM Design and Verification Solution Overview (by Cadence)
  • ARM Fast Models and Incisive SystemC TLM2 Interoperability (by ARM)
  • CoWare and Cadence SystemC TLM Based Co-Verification Solution (by CoWare)
  • Virtutech and Incisive Software Extensions Integration (by Virtutech)- SystemC TLM Design and Verification Workshop (by Cadence)
Tue Oct 13
  • SystemC High Level Synthesis of TI QueueManager IP using Cadence C-to-Silicon Compiler (by TI)
Fri Oct 16
  • IBM Electronics Verification Management Solution - Toward First Time Right Designs (by IBM)
  • HW/SW Co-Verification for a Next-Gen Internet Platform w/ Incisive Software Extensions (by PMCS)
  • Using Incisive Software Extensions and a SystemC Virtual Platform to Verify Linux Device Drivers (by Cadence)

If you haven’t already registered go to: http://www.cadence.com/cdnlive/na/2009/pages/agenda.aspx

 

Steve Svoboda

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information