• Home
  • :
  • Community
  • :
  • Blogs
  • :
  • Functional Verification
  • :
  • Putting a face on the OVM

Functional Verification Blogs

  • Subscriptions

    Never miss a story from Functional Verification. Subscribe for in-depth analysis and articles.

    Subscribe by email
  • More
  • Cancel
  • All Blog Categories
  • Breakfast Bytes
  • Cadence Academic Network
  • Cadence Support
  • Computational Fluid Dynamics
  • CFD(数値流体力学)
  • 中文技术专区
  • Custom IC Design
  • カスタムIC/ミックスシグナル
  • 定制IC芯片设计
  • Digital Implementation
  • Functional Verification
  • IC Packaging and SiP Design
  • In-Design Analysis
    • In-Design Analysis
    • Electromagnetic Analysis
    • Thermal Analysis
    • Signal and Power Integrity Analysis
    • RF/Microwave Design and Analysis
  • Life at Cadence
  • Mixed-Signal Design
  • PCB Design
  • PCB設計/ICパッケージ設計
  • PCB、IC封装:设计与仿真分析
  • PCB解析/ICパッケージ解析
  • RF Design
  • RF /マイクロ波設計
  • Signal and Power Integrity (PCB/IC Packaging)
  • Silicon Signoff
  • Solutions
  • Spotlight Taiwan
  • System Design and Verification
  • Tensilica and Design IP
  • The India Circuit
  • Whiteboard Wednesdays
  • Archive
    • Cadence on the Beat
    • Industry Insights
    • Logic Design
    • Low Power
    • The Design Chronicles
Adam Sherilog
Adam Sherilog
4 Aug 2008

Putting a face on the OVM

As I recently blogged, there appears to be growing buzz over the Open Verification Methodology (OVM). Last week we saw two press announcements from companies (OKI and KPIT) realizing technical and business gains adopting the OVM.  By the way, since the OVM blog last week, we are now over 80 people in the LinkedIn OVM Professionals Network with more joining every day!
 
There are many more stories like these.  One great place to be face to face with the OVM community is at the CDNLive! user conference in Silicon Valley in September. If you can make it to the conference, you’ll have a chance to hear first-hand how some Cadence customers and ecosystem partners are putting the OVM to work for them.
 
In particular we are declaring Sept 10 as "The OVM Day" at CDNLive! (at least for functional verification!).  On Sept. 10, the sessions include “Converting SystemVerilog Testbench to OVM in One Day” (Marvell Semiconductor Inc.); “Into the Light: Embracing the Open Verification Methodology” (Magnum Semiconductor); “Benefits of OVM and SystemVerilog” (IBM); and “Creating an ERM-Compatible OVM UVC in SystemVerilog” (Verilab).
 
There will be plenty of additional opportunities as well to learn about the OVM. Are there any particular OVM-related questions or topics you’d like to see addressed at CDNLive!—or anywhere else, for that matter?
 
=Adam Sherilog
Tags:
  • CDNLive |
  • Open Verification Methodology |
  • OVM |