Home
  • Products
  • Solutions
  • Support
  • Company
  • Products
  • Solutions
  • Support
  • Company
Community Blogs Verification(Verification of System and Software… Training Insights – VHDL Language and Application

Author

Shilpa V
Shilpa V

Community Member

Blog Activity
Options
  • Subscriptions

    Never miss a story from Verification(Verification of System and Software). Subscribe for in-depth analysis and articles.

    Subscribe by email
  • More
  • Cancel

Training Insights – VHDL Language and Application

4 Jan 2023 • 2 minute read

Graphic about the VHDL Language and Application training course

Cadence has released a new online VHDL training course free for Cadence Customers. It is an in-depth, comprehensive course covering basic concepts, methodology, RTL coding, verification, reuse, and best practices, fully illustrated with code examples.

The course consists of 26 separate presentation modules. Each module covers one topic and includes subtitles/closed captions, a table of contents, slides notes, and a search bar. The slides and notes used in the course are available as a PDF.

There are also 14 lab exercises individually linked to specific modules. The labs have been designed to follow each other and progress in a logical manner as in a real-design situation. To make the labs more interesting, they are all parts of a single design you will build over the course. The design is an alarm clock with a seven-segment display driver, alarm register, pulse generator, time-counting mechanism, time-setting mechanism, alarm generator, etc. There are online and PDF lab books describing the lab steps in detail and a downloadable lab database to work with. In case you get stuck, the course also has comprehensive walk-through presentations that show every step to code, simulate, debug and verify each lab exercise.

In addition, there is also a set of short training byte videos designed for this course which is available on both the Cadence website and YouTube and is accessible to all. These videos contain content from the course as well as some new exciting topics, such as the working of the VHDL simulator, VHDL delay types, etc.

The course also contains a digital badge exam comprising about 100 questions pertaining to the content. Users can earn a badge by answering them, which is a value-add to one’s career.

Please find the direct link to the Digital Badge Exam here:

VHDL Language and Application v9.0 (Badge Exam) 

To access this training, please log-on or register at Cadence’s online support portal, follow the Learning links to Online Courses and search for VHDL course, VHDL Language and Application v9.0 (Online).

We can also organize this training for you as an instructor-led training rather than live or as a blended training. Please reach out to us at Cadence Training if you are interested in this.

Related training bytes:

Lab Series Introduction

Familiarization with Multiplexer Design

Script Driven Test-Bench

Hardware Description Language (HDL) - Definition, Evolution, and Features

Levels of Abstraction

VHDL Simulator

SUBSCRIBE to the Cadence training newsletter to be updated about upcoming training, webinars, and much more.


© 2023 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information