• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Verification
  3. Video: Distinguished Engineer Alok Jain on Formal and Assertion…
jvh3
jvh3

Community Member

Blog Activity
Options
  • Subscribe by email
  • More
  • Cancel
Alok Jain
IP
ABV
verification strategy
metric driven verification (MDV)
Functional Verification
Formal Analysis
ABVIP
formal
EDA360
Coverage-Driven Verification
CDV
assertions
MDV
IEV
Incisive Enterprise Simulator (IES)
IFV
verification

Video: Distinguished Engineer Alok Jain on Formal and Assertion-Based Verification (ABV), Today and Tomorrow

23 Jan 2011 • Less than one minute read

Kicking off 2011, my colleague Alok Jain -- a Distinguished Engineer at Cadence who directs the company's R&D efforts in formal verification -- spoke with Industry Insights columnist Richard Goering.  In a wide ranging interview they discussed formal verification usage trends, benefits, roadblocks, appropriate coverage metrics, and the growing alignment of simulation and formal to speed Silicon Realization.

In this video Alok goes a few steps further and declares things like, "the term ‘hybrid' has become obsolete"; and goes on to describe how Formal can drastically simplify the jobs of "Integrators" driving SoC Realization.  Bottom-line: if you haven't read the book, you can see the action-packed movie now!

If the video doesn't play, click here.

Question: are you seeing the similar trends in designer, expert, and mixed formal and simulation usage in your company/clients?   Please share your thoughts below, or contact me offline.

Happy bug hunting!

Joe Hupcey III

Twitter: @jhupcey, http://twitter.com/jhupcey

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information