Community will be under system maintenance from July 31, 4PM PDT to Saturday August 1, 4PM PDT.

  • Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Verification
  3. When the Bug Is in the Waveform, the UALink Story Should…
Sandeep Grover
Sandeep Grover

Community Member

Blog Activity
Options
  • Subscribe by email
  • More
  • Cancel
bug
waveform
UALink
Verisium Debug
debugging
verification

When the Bug Is in the Waveform, the UALink Story Should Be There Too

31 Jul 2026 • 5 minute read

Real design debug often ends in the same place: a waveform window full of DUT signals, a failing transaction, and a room of engineers trying to reconstruct what the protocol really did.

This is not a niche problem. It is one of the most common patterns in complex SoC and protocol bring-up. Logs, checkers, scoreboards, and coverage all matter, but when the bug becomes subtle, the debug conversation usually moves to the waveform. Designers want to see the DUT. Verification engineers want to see protocol intent. The hard part is making both views meet in one timeline.

A request disappears. A response arrives late. A credit counter looks suspicious. A link state moves at the wrong moment. Everyone can see the signals, but the real question is still open: which protocol event caused this behavior, and where did the packet actually go wrong?

The mass problem is not waveform visibility. Designers already have visibility. The problem is that raw visibility is not the same as protocol understanding.

The Debug Scene We All Know

Picture a late bring-up failure. The test times out after a transaction that looked legal at the top level. The first error message is not enough. The team loads resets, clocks, interface pins, internal state, VIP signals, and selected DUT hierarchy. The waveform has everything, but it does not explain itself.

Someone now has to decode fields by hand, jump between log timestamps and waveform cursors, remember protocol rules, and keep a mental model of the packet as it moves through the stack. One missed tag, credit class, sequence number, or state transition can send the debug down the wrong path.

Where Waveform Debugger Changes the Story

Waveform Debugger (WD) changes this from a signal-hunting exercise into a protocol story. The VIP already understands the protocol: callbacks, fields, ports, layers, credits, state, and packet movement. WD brings that intelligence into the waveform as time-aligned transaction streams.

The designer still sees raw RTL behavior. The verification engineer still sees protocol meaning. But now both are looking at one correlated debug view. Instead of asking, “Which signal transition maps to this protocol event"? the team can ask a better question: “What happened to this packet at each layer"?

A UALink Example: One Transaction, Four Layers

UALink makes this need very clear because a single transfer naturally crosses multiple layers. A transaction may begin at UPLI as intent: a read, write, atomic, or response with tags and credit context. TL turns that into 64-byte flits. DL packs data into 640-byte flits with headers, CRC, sequencing, and replay behavior. PHY carries the activity through lanes, FEC, alignment, and link behavior.

Without Waveform Debugger (WD), the user may bounce between VIP logs, packet tracker output, register dumps, and raw waveforms. With WD, the same debug becomes a time-correlated path: UPLI intent, TL packing, DL flit movement, PHY activity, and DUT signal behavior around each step.

Why the VIP Side Is the Right Place

The DUT owns the implementation, but the VIP owns protocol interpretation. That is why Waveform Debugger (WD) is powerful from the VIP side. It does not replace the waveform. It makes the waveform more useful by adding the protocol lens that the designer otherwise has to reconstruct manually.

That lens matters in real customer debug, where the issue is rarely “I cannot see the signal.” The issue is usually “I can see too many signals, and I do not know which transition matters.” WD helps separate noise from meaning: which transaction is this, which layer touched it, which port did it use, and what happened just before the failure?

The pitch is simple: Waveform Debugger does not ask designers to leave their natural debug environment. It brings VIP protocol intelligence into that environment.

The Takeaway

Waveform debug is not going away. It is where designers correlate evidence, challenge assumptions, and finally understand what went wrong. The opportunity is to make that environment smarter.

Real design debug is collaborative. A protocol-aware waveform gives RTL, VIP, and testbench owners a shared object to reason about. That is the difference between visibility and productivity: visibility shows everything; productivity shows the right thing at the right time.

Waveform Debugger turns VIP from a checker that reports protocol behavior into a debug companion that explains protocol behavior in the waveform. It connects packet flow, register state, and DUT signals in one timeline. For real design debug, that is the difference between staring at transitions and following the story.

Explore UALink Debug with Cadence

Cadence UALink VIP Waveform Debugger is designed for exactly this challenge, bringing protocol-aware, flit-accurate, and cross-layer visibility directly into the waveform. By connecting activity across UPLI, TL, DL, and PHY on a common timeline, it helps engineers move faster from a visible failure to an understood root cause. To discuss how it fits your verification environment, contact Cadence Support or visit the Simulation VIP for UALink product page. You can also explore Cadence Simulation VIP solutions for broader protocol VIP support.


The waveform already has the truth. Waveform Debugger helps it tell the protocol story.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information