• Home
  • :
  • Community
  • :
  • Blogs
  • :
  • Tensilica and Design IP
  • :
  • Cadence IP Is Great for Automotive

Tensilica and Design IP Blogs

  • Subscriptions

    Never miss a story from Tensilica and Design IP. Subscribe for in-depth analysis and articles.

    Subscribe by email
  • More
  • Cancel
  • All Blog Categories
  • Breakfast Bytes
  • Cadence Academic Network
  • Cadence Support
  • Computational Fluid Dynamics
  • CFD(数値流体力学)
  • 中文技术专区
  • Custom IC Design
  • カスタムIC/ミックスシグナル
  • 定制IC芯片设计
  • Digital Implementation
  • Functional Verification
  • IC Packaging and SiP Design
  • In-Design Analysis
    • In-Design Analysis
    • Electromagnetic Analysis
    • Thermal Analysis
    • Signal and Power Integrity Analysis
    • RF/Microwave Design and Analysis
  • Life at Cadence
  • Mixed-Signal Design
  • PCB Design
  • PCB設計/ICパッケージ設計
  • PCB、IC封装:设计与仿真分析
  • PCB解析/ICパッケージ解析
  • RF Design
  • RF /マイクロ波設計
  • Signal and Power Integrity (PCB/IC Packaging)
  • Silicon Signoff
  • Solutions
  • Spotlight Taiwan
  • System Design and Verification
  • Tensilica and Design IP
  • The India Circuit
  • Whiteboard Wednesdays
  • Archive
    • Cadence on the Beat
    • Industry Insights
    • Logic Design
    • Low Power
    • The Design Chronicles
PaulaJones
PaulaJones
12 Sep 2017

Cadence IP Is Great for Automotive

If you’re designing chips for in-vehicle infotainment, in-cabin electronics, vision systems, digital noise reduction, and advanced driver assistance systems (ADAS), look at Cadence for the key IP to speed your design effort.

We just announced that we have collaborated with a major foundry to produce an IP portfolio that’s ASIL-B ready and ASIL-C/D capable. See the press release for full details. Cadence IP is area- and power-optimized for the AEC-Q100 Grade 2 temperature range, eliminating the need to carry Grade 1 power and area penalties into cost-sensitive automotive SoC designs. 

Our automotive IP portfolio includes:

  • 4266-speed grade LPDDR4/4X DDR PHY and controllers
  • PCIe 4.0/3.0 PHY and controllers
  • MIPI D-PHY subsystem
  • USB 3.1/2.0 subsystems
  • DisplayPort subsystem
  • UFS subsystem
  • Octal SPI/QSPI subsystem
  • Gigabit Ethernet subsystem with TSN (time-sensitive network, a requirement in automotive Ethernet)

Paul McLellan wrote an excellent blog about the multi-level approach required for designing automotive systems. It’s recommended reading for anyone seriously interested in automotive electronics.

Tags:
  • USB 3.0 |
  • Design IP |
  • DDR4 |
  • LPDDR4 |
  • PCI Express 3.0 |
  • LPDDR |
  • IP blocks |
  • PCIe Gen4 |
  • MIPI |
  • DisplayPort |
  • Automotive Ethernet |
  • USB |
  • memory IP |
  • Ethernet |
  • PCIe |
  • 16nm |
  • PCIe Gen3 |
  • imaging |
  • Ethernet PHYs |
  • PCI |