• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. SoC and IP
  3. MemCon 2010 Agenda. July 28, Santa Clara, California. Register…
archive
archive
Blog Activity
Options
  • Subscribe by email
  • More
  • Cancel
CDNS - RequestDemo

Have a question? Need more information?

Contact Us

MemCon 2010 Agenda. July 28, Santa Clara, California. Register Now.

22 Jun 2010 • 1 minute read
MemCon is coming up next month, on July 28 in Santa Clara, California. Here’s a list of presentations and panels you’ll see. But only if you register. Register here.

Memory Market Outlook
Recurring Memory: Cycle Gathers Profit Momentum after Huge 2008 - 2009 Losses
Lane Mason, Memory Market Analyst

Emerging DRAM Technology: A 3D Perspective Arun Kamat, VP Marketing
Hynix

Designing High Efficiency DDR3 Memory Controllers with today’s FPGAs Adrian Cosoroaba, Technical Marketing Manager
Xilinx

Counterpoint: Is DDR3 Always the Best Choice? Marc Greenberg, Director, Technical Marketing
Denali Software, Inc.

High Speed DRAM Packaging for DDR3 and beyond Richard Crisp, Director Semiconductor Technology & Applications
Tessera


Overcoming Obstacles to Closing Timing for DDR3-1600 and Beyond John Ellis, Sr. Staff R& D Engineer
Synopsys

High Speed Speed DDR3 for 1600 Mbps Wirebond and 2133 Mbps Flipchip Implementations Ali Burney, Director of Marketing
Mosys, Inc.

DRAM in the Driver's Seat: Why Demand is Outpacing Projections
Jim Elliott, VP - Memory Marketing & Product Planning
Samsung

Analyst Forecast Panel Moderator: Steve Leibson, Denali Software
Panelists:
Jim Cantore, JLC Associates
Lane Mason, Memory Analyst
Jim Handy, Objective Analysis

Challenges and Solutions for GHz DDR3 Memory Interface Design Arun Vaidyanath, Sr. Engineering Manager
Rambus



RLDRAM and the NetFPGA 10G Project Brian Gross, Applications Engineer
Micron Technology

James Hongyi Zeng, PhD Candidate
Stanford University


Synthesizable DDR1600 PHYs Mike McKeon, Director, PHY Technology
Denali Software, Inc.

Serial Port Memory: Bandwidth is Not Just for PCs Anymore Alan Ruberg, Systems Architect
SPMT, LLC


A PVT Compensating Read Data Capture Solution for DDR Memory Interfaces Cheng Kong, Principal Engineer
LSI Corporation

Next Generation Design and Test for Next Generation Flash, Mobile and System Memory Perry Keller, Standards & Applications Program Manager
Agilent Technologies


Panel Session: Memory Interfaces: What Comes after DDR3?
Moderator: Lane Mason, Memory Market Analyst

Panelists:
Wendy Elsaser, Denali Software
Bill Gervasi, Discobolus Design
Judy Chen, Rambus
Jim Venable, SPMT Consortium

Panel Session: Future Memory: What Will Replace DRAM?
Moderator: Steve Leibson, Denali Software

Panelists:
Bob Merrit, Convergent Semi
Barry Hoberman, Crocus
Marc Greenberg, Denali Software
Ed Doller, Micron

Remember, register here.

CDNS - RequestDemo

Try Cadence Software for your next design!

Free Trials

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information