• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. SoC and IP
  3. See Demonstration Video of PCIe 4.0 PHY IP in TSMC 16FF…
Steve Brown
Steve Brown

Community Member

Blog Activity
Options
  • Subscribe by email
  • More
  • Cancel
CDNS - RequestDemo

Have a question? Need more information?

Contact Us
DesignCon
PCIe Gen4
pcie4
SerDes

See Demonstration Video of PCIe 4.0 PHY IP in TSMC 16FF+

29 Feb 2016 • Less than one minute read

Did you miss DesignCon this year? If so, you also missed the demonstration of our PCIe 4.0 PHY silicon. You can read more about the demo here.

The IP is implemented in TSMC 16FF+, and is in use by several customers to enable the next generation green datacenter. The underlying SerDes operates from 1.25Gbps to 16Gbps, and was shown supporting the PCIe 4.0 protocol. You can read more about the IP here.

And you can watch a video of the demo here.


CDNS - RequestDemo

Try Cadence Software for your next design!

Free Trials

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information