• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. SoC and IP
  3. Verification tips and GLOBALFOUNDRIES low-power process…
archive
archive
Blog Activity
Options
  • Subscribe by email
  • More
  • Cancel
CDNS - RequestDemo

Have a question? Need more information?

Contact Us

Verification tips and GLOBALFOUNDRIES low-power process to be discussed in Denali’s free DAC Presentations

7 Jun 2010 • Less than one minute read
Going to DAC? Interested in making your verification processes more effective? Interested in GLOBALFOUNDRIES’ new 65 LPe low-power IC fabrication process? You can attend free presentations on both of these topics at Denali’s DAC booth #1183. Here’s the schedule:

“How to Improve Validation Effectiveness & Efficiency with Customizable Transaction Logs & Protocol Checkers” Speaker: Ravi Kalyanaraman, Marvell
Monday 3:00-3:30PM
Tuesday 1:30PM-2:00PM


“New Low-Power Processs -- 65 LPe” Speaker: Muljadi Tantra, GLOBALFOUNDRIES
Monday 10:30-11:00am
Tuesday 10:30-11:00am
Wednesday 10:30-11:00am

Be sure to note one or both of these presentations on your DAC schedule.

CDNS - RequestDemo

Try Cadence Software for your next design!

Free Trials

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information