Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
This week, I’m tossing together a mix of a few new SPB16.3 Allegro PCB Editor features.Show Measure any LayerIn the SPB16.3 release, the show measure (Display — Measure) command now measures the separation between any two objects regardless of the layer. For padstacks, the active layer as shown in the Options panel is used to determine the layer of interest. If the padstack doesn't exist on that layer then the closest regular pad to that layer is used. When measuring between two padstacks that don't share a common layer, for example High-Density Interconnect (HDI) designs, the bottom of one padstack is compared against the top of another padstack.
Unfilled shapes are treated as solid and objects measured to these shapes are considered "no air gap" if the element is inside the shape. Text is measured to its bounding box extent.
Logic Retention on ViasOften power and ground planes are connected together with "stitching" vias. These vias, at times, can become disconnected and re-assigned to other nets as a result of ECO (Engineering Change Order) processing or workarounds used to improve productivity with shapes. When shapes are moved off of a design and then back in place you may find the logical names of some vias have changed because the vias, like clines, take on the association of the net which is the first object touched by the moved element.To maintain the logic associated with vias a new property "RETAIN_NET_ON_VIAS" is available and can be assigned to nets that have shapes used to flood planes -- typically power and ground nets. To add stitching vias to your design, add your first via with the add connect command and ensure that the via is associated with the correct net. You can then use the copy via command with the "preserve net" option to stitch in the remaining vias.A side effect of this property is that nets with the property attached will keep the net name association regardless of a net name change by logic import. If your subsection needs to be broken into smaller subsections, use the "blacktitle3" style.
Grid Setup with Formulas
With the SPB16.3 release, the grid form now supports the use of formulas to determine etch and non-etch grid settings. When entering a formula expression begin with an equal sign then enter the formula. Allegro will calculate the number and populate the grid values with the result.
Please share your experinces using these new SPB16.3 capabilities.
Jerry "GenPart" Grzenia