Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
High Density Interconnect (HDI) techniques are increasing in the PCB domain. HDI provides the ability to place components on both sides of the board and helps reduce the PCB layer stack. Allegro PCB Router started evolving in this direction from the SPB16.2 version with drill holes and microvias. In the SPB16.3 release, constraints for blind and buried vias, and stacked via enhancements, were provided.
With the SPB16.5 release, SPECCTRA provides ability to use inset/tangency and stagger via patterns.
Read on for more details …
A tangent via pattern consists of two vias connected to each other through tangency of their pads: Side View of Tangent pattern:
Superposition of Tangent patterns:
Notice the changes in the clearance descriptor syntax, especially the tangency and inset rules at bottom:
For details, please refer to command reference manual.
Translating tangency from PCB Editor / SPIF changes
The bbvia tangency configuration in Allegro PCB Designer is recognized like a bbvia to bbvia samenet clearance value specified to 0. The rule is accounted in via configuration creation; even if samenet DRC checker is turned off, both core bbvia and microvia types are affected. SPIF will translate the “tangency” keyword as a legal value instead of 0 clearance on all hierarchy levels.
Example:The following class tangency allows tangency between bbvia and bbvia.rule class RF_SP (clearance tangency (type bbvia_bbvia))The following command allows tangency on net ADDR5 between bbvia and microviarule net ADDR5 (clearance tangency (type microvia_bbvia))The following command allows tangency in BGA region between microvia and microviarule region BGA_U383_1_4 (clearance tangency (type microvia_ microvia))
You can now highlight the tangent and inset vias by using the highlight command in SPECCTRA -
highlight via_tangency on
This will highlight the tangent vias as shown below:
highlight via_tangency offThis will remove the highlight of via_tangency.Please share your experiences using this new capability.
Jerry "GenPart" Grzenia