Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Some aspects of the above features were available in the 16.5 release as well.Read on for more details…Rules file added via the Component Browser as Real InterfacesA rules file (LRF) that is placed into a design from the Library Explorer Interface Rules tab can be converted to a Real Interface. This RMB menu pick will open the Component Browser and allow you to pick the real part from the corporate library. The referenced rules file for the converted part will continue to be the rules file placed from Library Explorer. If FSP can automatically find the mapping file, that file name will be shown in the Mapping File field. If you want to use a different mapping file you can browse to a different one. You can also define the mapping from scratch by clicking on the “Define Mapping” button in the bottom left:FPGAs can be linked to corporate symbols/footprintsAn FPGA placed from FSP’s Library Explorer can also be linked to your corporate FPGA symbols. RMB on the FPGA and select “Link to Schematic Symbol…”. This will open Component Browser to allow selection of the FPGA from the corporate library. Update Instance Footprint… option (above “Link to Schematic Symbol…”) only updates the FPGA footprint from a dra file. It does not result in schgen using the schematic symbols from the corporate library:Virtual Interfaces can be converted to Real InterfacesVirtual Interfaced (VIs) can also be converted to Real Interfaces (this is not new in 16.6). But, when converting a VI to a Real Interface, FSP will create a rules file from the VI. You can enter a new name for the rules file or browse for the rules file, but FSP will overwrite any existing rules file (it will create a backup). Entering just a name for the rules file will result in the rules file being saved at the top level of the FSP project. You have to select an existing mapping file (you can also define the mapping from scratch):FSP generated symbols can be customized as split symbolsA few other tricks to consider when generating symbols. By default FPGA symbols are split by banks. This can result in huge power symbols as there can be hundreds of power pins in large FPGAs. To force FSP to create smaller symbols you can select Customize Symbol on the Symbol Setup form, RMB on the top header row, select “Auto Split Symbol Pins”, and enter a maximum value for the number of pins in a split (note that parts selected from Component Browser cannot be customized since the corporate symbols are used during schematic generation):Pin directions for generated symbols can be customizedAnother thing that can lead to better looking symbols and schematics is to change how FSP/Genview places the generated symbol’s pins on the periphery of the symbol. The default is to distribute NC, bank power, and global power pins around the edge of the symbol. By changing these settings you can get cleaner looking symbols. This is not new in 16.6. The template.tsg file (normally located in the $CDS_SITE/ cdssetup/concept/genview directory) also affects the quality of the generated symbols:Shematic generation options16.6 adds and moves a few options for schematic generation. “Skip Unused Symbol Splits” has been moved from the Placement tab to the top level of the schematic generation form. 16.5 uses InOut as the port type for all pins on the top-level hierarchical block. With 16.6 you can force FSP to use the signal’s directions for the port type. The downside is that if the signal direction changes, the top level hierarchical block has to be updated. Schgen can flatten any hierarchical blocks used for terminations and filters. Power symbols can be automatically added to the schematics. Click on the “…” to invoke Component Browser to pick the appropriate power symbol for each rail:Page borders, ports, etc. can be selected via the Component Browser“Display Net Name as Instance Pin Name” allows you to use existing corporate symbols, but the pin name on the symbol is replaced with the name of the connected net. “Skip Terminations and Decaps” will force schgen to ignore any discrete power filter, termination, and decoupling caps in the generated schematic. Flat schematics can also be generated. These are harder to manage in the context of a larger design, but some customers demand flat schematics. When picking the page border, Ctap, Input, Output, etc. symbols, clicking on the … opens Component Browser (in 16.5 this used to be a drop-down selection mechanism):Part placement optionsThe placement tab adds further controls over the settings defined in the cref.dat file. The page margins are in addition to what’s specified in the cref.dat file’s lowerleft, upperright, and excludearea settings. Component to Component spacing can be used to force Schgen to leave more space between components so that the cross-referencer has enough space for the cross-reference data. The Page Border information file refers points FSP/schgen to the cref.dat file:
I look forward to all your feedback on these new features!Jerry “GenPart” Grzenia