• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. System, PCB, & Package Design
  3. Cadence Sigrity at DesignCon 2019
Sigrity
Sigrity

Community Member

Blog Activity
Options
  • Subscribe by email
  • More
  • Cancel
CDNS - RequestDemo

Try Cadence Software for your next design!

Free Trials
SI
PI
electronics/photonic design automation
DesignCon
Multi-Gigabit
Advanced IC packaging
Power Integrity
IC package design
IBIS-AMI
DesignCon 2019
Signal Integrity
SerDes
DDR
Sigrity

Cadence Sigrity at DesignCon 2019

17 Jan 2019 • 1 minute read

Happy new year! 

We want to invite you to visit us in booth 711 on the DesignCon Expo floor.  Learn about how we can address your design challenges with Cadence® SigrityTm signal integrity and power integrity tools, multi-gigabit SerDes analysis, advanced DDR IP and design/analysis tools, automated IBIS-AMI model creation, integrated electronics/photonic design automation, and advanced IC packaging and cross-platform solutions. Explore our demos and attend our conference presentations to learn the latest tips and techniques.

Attend presentations and panel discussions from Cadence and customers such as IBM, Google, Texas Instruments, and Samsung Foundry:

  • Tutorial—Lowering the Barrier to Entry for Electronic/Photonic ICs
  • Modeling and Simulation Challenges for 16Gbps GDDR6 Interfaces
  • Analyzing LPDDR4X Interfaces Using Circuit and Channel Simulation: A Case Study
  • Exposing Adaptive Equalization Functionality in 32Gbps SerDes Receivers
  • Streamlining the DC Analysis Workflow: A Case Study
  • Modeling and Simulating 112G SerDes
  • Advanced Package Design Signoff Reference Flow
  • And many more

See Cadence demos highlighting:

  • Thermal-aware PI design and analysis including multi-level tree topology set-up from PCB schematics
  • Power-aware SI analysis of next-generation GDDR and LPDDR interfaces using IBIS-AMI models
  • Streamlining multi-gigabit SI and 3D interconnect extraction across PCB-connector interfaces for TX-to-RX interface compliance
  • Advanced packaging and cross-platform solutions for next-generation 2.5D and 3D-IC design
  • 112G long-reach SerDes for next-generation datacenter applications

Don’t miss “Shedding Light on Photonic Design”, an update on Cadence and Lumerical’s leading EPDA design flow held at booth 711 on Wednesday, January 30 at 1:00pm.

For a complete agenda and registration, view the event page. 

Your Chance to Win
Attend a presentation at our Sponsored Session on Thursday, January 31 in the Great America 3 room, and get a chance to win a high-tech prize. Join us for more presentations to improve your chances. 

We look forward to seeing you soon at DesignCon2019!

Team Sigrity


CDNS - RequestDemo

Have a question? Need more information?

Contact Us

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information