CDNLive! MVP discusses modeling 6 Gbps Serial Links with…
PCB Design Blogs
3 Oct 2008
Get email delivery of the Cadence blog featured here
All Blog Categories
Cadence Academic Network
Cadence on the Beat
Custom IC Design
IC Packaging and SiP Design
The India Circuit
Insights on Culture
Signal and Power Integrity (PCB/IC Packaging)
System Design and Verification
Tensilica, Design, and Verification IP
The Design Chronicles
CDNLive! MVP discusses modeling 6 Gbps Serial Links with IBIS-AMI modeling
Congratulations to Donald Telian and his colleagues at Hitachi and IBM on winning the Most Valuable Paper award at CDNLive! in San Jose. Donald takes you through a case study where a 6 gigabit/second Serial Attached SCSI–2 (SAS-2) interface was architected, simulated, and compliance tested using Cadence Allegro PCB SI GXL. The analysis featured use of algorithmic models that adhere to the IBIS 5.0 AMI modeling interface standard.
This paper is now available to conference attendees by
, navigating to the
PCB SI track
, and downloading the 8ICP8 paper and presentation.
This is a must-read paper for anyone considering working with multi-gigabit technology in the 6 – 10 gigabit range. Great work, Donald!
Let me hear what you think of the MVP.
PCB Signal and power integrity
Share Your Comment
Post (Login required)