• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. System, PCB, & Package Design
  3. Signal Integrity Education Continues at Cadence Event Featuring…
TeamAllegro
TeamAllegro

Community Member

Blog Activity
Options
  • Subscribe by email
  • More
  • Cancel
CDNS - RequestDemo

Try Cadence Software for your next design!

Free Trials
PCB SI
Robert Hanson
Allegro 16.5
IBIS-AMI
TeamAllegro
Power Delivery Network
PDN Analysis
"PCB design"
OrCAD PCB SI
SPB16.5
Allegro

Signal Integrity Education Continues at Cadence Event Featuring Robert Hanson

1 Dec 2011 • 1 minute read

On day-two of the Cadence Signal and Power Integrity Three Day Event, it was standing room only as 100+ attendees listened in as Robert Hanson explained high speed interface design challenges associated with DDR3 and PCI Express 3.0.  Robert took the mystery out of designing for timing compliance as well as how to meet bit error rate specifications on multi-gigabit interfaces.

Robert's material on multi-gigabit interfaces included a discussion on skin effect, dielectric loss and the need for pre-emphasis.

 Pre emphasis explained by Robert

 

In addition, as multi-gigabit serial links are always implemented in differential pairs, Robert discussed some of the perils of poorly managed differential impedance.

  Differential Impedance explained by Robert                                                                          

Many of the attendees were able to stay for the afternoon workshops that allowed hands-on experience with Cadence tools that analyze DDR3 and PCI Express interconnect on PCBs. 

50 Attendees get hands-on tool experience in Day 2 Workshop

This advanced Signal Integrity day gave attendees the unique opportunity to learn the theory, get comfortable with the tools, and then take this experience back to their workplace and apply immediately on designs in process.  Attendees that return for day-three will have the opportunity to learn about power delivery network (PDN) design and analysis and once again have an opportunity to get some hands-on experience with the Cadence tools that perform PDN anaylsis.

Let us hear about your experiences at day-two of the Cadence Signal and Power Integrity Three Day Event. A report on day one is located here.

TeamAllegro


CDNS - RequestDemo

Have a question? Need more information?

Contact Us

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information