• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. System, PCB, & Package Design
  3. Verifying multi-technology chips-in-a-SiP, fact or fiction…
SiPper
SiPper

Community Member

Blog Activity
Options
  • Subscribe by email
  • More
  • Cancel
CDNS - RequestDemo

Try Cadence Software for your next design!

Free Trials
Analog and RF SiP design
IC Packaging & SiP design
IC Package Physical layout and co-design

Verifying multi-technology chips-in-a-SiP, fact or fiction?

20 Aug 2008 • Less than one minute read

With everyone talking about System-in-Package (SiP), one challenge that often gets ignored or overlooked is: How do you go about functionally verifying mixed technology (CMOS, GaAs etc) chips that are interconnected at the package substrate level?"

If you have ever pondered this challenge, or have tried and failed, or tried and suceeded you may be interested in this article in ChipDesign Magazine.

Have a read. I have some thoughts on this but would like to hear yours first. Let me know what you think. 

 


CDNS - RequestDemo

Have a question? Need more information?

Contact Us

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information