• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. System, PCB, & Package Design
  3. What's Good About Allegro PCB Router Inset Vias? See for…
Jerry GenPart
Jerry GenPart

Community Member

Blog Activity
Options
  • Subscribe by email
  • More
  • Cancel
CDNS - RequestDemo

Try Cadence Software for your next design!

Free Trials
PCB
PCB Layout and routing
interconnects
inset vias
Routing
layer stacks
High Speed
Allegro 16.5
PCB Editor
High-Density Interconnect
Layout
via
design
"PCB design"
PCB design
SPB16.5
Allegro PCB Editor
HDI
Allegro

What's Good About Allegro PCB Router Inset Vias? See for yourself in 16.5!

10 Jan 2012 • 1 minute read

Another high density interconnect (HDI) technology that has gained popularity is inset vias. The 16.5 release has provided new commands added in Allegro PCB Router to support inset vias.

Via in Pad pattern has been very popular due to its clear advantage of offering lower parasitics as compared to other fan-out patterns like dog bone patterns. But, it may pose a challenge for the assembler to deal with the trapped air, especially under the BGA balls. Inset patterns solve this and also provide the advantage of reduced parasitics as compared to dog bone pattern.
Inset pattern consists of two vias connected to each other by overlapping their pads:

 

The amount of overlap is constrained by samenet clearance between net based hold and pads of bbvias forming inset construction.

Read on for more details ...

Notice the changes in the clearance descriptor syntax, especially the tangency and inset rules at bottom:



 

For details on this syntax please refer the Allegro PCB Router command reference manual.


Translating Inset rule from PCB Editor / SPIF Changes


BBVia inset configuration in Allegro PCB Designer is recognized like bbvia to bbvia samenet clearance value specified to -1. The rule is accounted in via configuration creation where even samenet DRC checker is turned off, and both core bbvia and microvia types are affected. SPIF will replace -1 clearance values for this type with specific keyword “inset” that inform SPECCTRA about inset configuration on all hierarchy levels.

Example:

The following sets a rule at design level which specifies the inset rule between bbvia and bbvia -
rule PCB (clearance inset (type bbvia_bbvia))

The following sets a rule for net D0 which specifies inset rule -
rule D0 (clearance inset (bbvia_microvia))


Highlight Inset Vias


You can now highlight the inset vias by using the highlight command in SPECCTRA.

highlight via_inset on

This will highlight the inset vias as shown below:



 

highlight via_inset off

This will remove the highlight of inset vias.

I look forward to your comments about this capability.

Jerry "GenPart" Grzenia


CDNS - RequestDemo

Have a question? Need more information?

Contact Us

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information