• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. System, PCB, & Package Design
  3. What's Good About Allegro DEHDL Net Renaming? The Secret…
Jerry GenPart
Jerry GenPart

Community Member

Blog Activity
Options
  • Subscribe by email
  • More
  • Cancel
CDNS - RequestDemo

Try Cadence Software for your next design!

Free Trials
Allegro Design Entry
Allegro 16.6
16.6
SPB
Design Entry HDL
PCB design
Design Entry

What's Good About Allegro DEHDL Net Renaming? The Secret's in the 16.6 Release!

12 Aug 2014 • Less than one minute read

Just a brief post this week to mention a new capability for Allegro Design Entry HDL (DEHDL) that was made available in the 16.6-QIR4 release.

You can now employ net renaming without loss of data:

  • All instances of the net will be renamed to a new name
  • All properties and constraints captured on the net instances retained
  • All membership to net objects are retained

The net rename capability is available as:

  • A menu command
  • A context (RMB) menu command
  • Change of a net name
  • Using the Attribute Editor
  • Using the Change command
  • As a DEHDL console command:

    _netrename <old_net_name> <new_net_name>


  

I look forward to your feedback on this capability.

Jerry “GenPart” Grzenia


CDNS - RequestDemo

Have a question? Need more information?

Contact Us

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information