• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. System, PCB, & Package Design
  3. What's Good About FSP Planning Mode? Check Out 16.6!
Jerry GenPart
Jerry GenPart

Community Member

Blog Activity
Options
  • Subscribe by email
  • More
  • Cancel
CDNS - RequestDemo

Try Cadence Software for your next design!

Free Trials
PCB
PCB Layout and routing
Allegro 16.6
net swap
Routing
FPGA-PCB Co-Design
FPGA System Planner
Placement Edit
FPGAs
PCB Editor
Front-end PCB design
design
FSP
pinswap
swap
PCB design
Design Entry
Grzenia
pin swap
FPGA
FPGA: PCB

What's Good About FSP Planning Mode? Check Out 16.6!

29 Jan 2013 • 1 minute read

The Allegro FPGA System Planner (FSP) 16.6 release offers major improvements in Auto-interactive pin swap (“Planning Mode”) with the addition of “Auto pinswap” functionality. Using three different algorithms – Reassign Bundle Pins, Rake Order, and Breakout Order – you can re-optimize entire bundles (the existing 16.5 manual pin swapping functionality has been retained). The communication between Allegro PCB Editor and FSP has also been improved. Instead of using a copy of the FSP project and then side files for communicating swap requests, all communication is managed through an associated FSP project that the PCB designer selects in Allegro PCB Editor - this can be a copy of the FSP project or the master.


Read on for more details …

In the 16.5 release, the Allegro PCB Editor used placement dependent results to accomplish routing:


In the 16.6 release, the Allegro PCB Editor auto-interactive pin swap (“planning mode) uses the power of FSP during the PCB planning phase to re-optimize pin assignments based on actual bundle flows:

 

There are now available three (3) different auto pin swap algorithms that can be used - Reassign Bundle Pins, Rake Order, and Breakout Order:

 

 

The algorithms now combine flow/route planning along with the FPGA rules guided swapping:

 

I look forward to your feedback on these new capabilities.


Jerry “GenPart” Grzenia


CDNS - RequestDemo

Have a question? Need more information?

Contact Us

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information