• Home
  • :
  • Community
  • :
  • Blogs
  • :
  • System Design and Verification
  • :
  • Cashing the PSS Promises

System Design and Verification Blogs

Sharon
Sharon
8 Dec 2019
Subscriptions

Get email delivery of the Cadence blog featured here

  • All Blog Categories
  • Breakfast Bytes
  • Cadence Academic Network
  • Cadence Support
  • Custom IC Design
  • カスタムIC/ミックスシグナル
  • 定制IC芯片设计
  • Digital Implementation
  • Functional Verification
  • IC Packaging and SiP Design
  • Life at Cadence
  • The India Circuit
  • Mixed-Signal Design
  • PCB Design
  • PCB設計/ICパッケージ設計
  • PCB、IC封装:设计与仿真分析
  • PCB解析/ICパッケージ解析
  • RF Design
  • RF /マイクロ波設計
  • Signal and Power Integrity (PCB/IC Packaging)
  • Silicon Signoff
  • Spotlight Taiwan
  • System Design and Verification
  • Tensilica and Design IP
  • Whiteboard Wednesdays
  • Archive
    • Cadence on the Beat
    • Industry Insights
    • Logic Design
    • Low Power
    • The Design Chronicles

Cashing the PSS Promises

A little bit of everything in the blog today:

PSS is All Over

As someone that was involved with UVM and PSS, both becoming Accellera standards, it is exciting to see both growing independently and together. With PSS we had a massive amount of papers and interest at CDN-live Israel, CDN-live India, DVCON India, DVCON Europe, HVS IBM and more. In many of these conferences the PSS papers were interesting enough to win the best-paper award, and we appreciate the help of the users who stepped up to tell others on their PSS findings.

In the attached video, Liran Kosovizer from TI share his Perspec PSS experience. TI’s paper on this won the best-paper award at DVCON Europe.

    

To see Liran’s video click the following link: https://www.youtube.com/watch?v=cvvq4HMKn18&feature=youtu.be 

PSM (PSS Methodology and library) 1.0.1 Update Release

For those who missed the previous blogs, Cadence released an open library and methodology to help the industry adopt the PSS paradigm. It comprises golden-examples, modeling patterns and a generic library. These are educational for new PSS users, and provide automation and reuse for the experienced ones. The PSM package can be downloaded by anyone, users and vendors alike, by sending an email to pss_info@cadence.com.

Among other things, the PSM update release includes:

1) Pad-configuration modeling pattern

   New modeling pattern, illustrating a PSS modeling for the common challenge of IO pads configuration in an SoC.

2) YAMM golden example:

   Enhanced PSS/C++ implementation, also showing configuration in pure C++ code.

3) Exhaustive-Exercise-of-Power-States pattern:

   Enhanced PSS/C++ implementation, with and the generated C test can executable in plain-Linux mode. 

Cadence users can download the PSM package at http://downloads.cadence.com/. Others please send an email to pss_info@cadence.com 

We already started the work on the next release and exciting things are coming …

Tags:
  • uvm |
  • CDNLive |
  • Acceleration |
  • virtual prototypes |
  • Perspec |
  • perspec system verifier |
  • Emulation |
  • DVcon |
  • Accellera |
  • System Design & Verification |
  • pss |
  • portable stimulus |
  • verification |