Get email delivery of the Cadence blog featured here
Next week will mark the annual EDA gathering in Austin. For me it is my 20th DAC … I know, compared to some I am still wet behind my ears, but that’s only because I started my career in embedded software and actual chip development. I already outlined in my Blog “The Top Five Trends In Verification To Watch For At DAC 2016”.
The System Development Suite is all about the connection between different engines and the verification fabric holding them together, maximizing throughput, allowing you to get to sign-off in a metric driven fashion and doing it an application optimized fashion.
Here are the events to attend to maximize you verification related experience at DAC:
Personally I am looking forward to the lunch panel we organized - Jim Hogan's insights are always fun and he will introduce the challenges. Insights from AMD, NVIDIA and Cadence will be invaluable when it comes to the verification fabric, hardware assisted verification and portable stimulus. The panel I am on at 3:00pm at the ChipEstimate booth promises to be entertaining as well.