• Home
  • :
  • Community
  • :
  • Blogs
  • :
  • System Design and Verification
  • :
  • How to Model State Machines in the Accellera Portable Stimulus…

System Design and Verification Blogs

Steve Brown
Steve Brown
4 Aug 2017
Subscriptions

Get email delivery of the Cadence blog featured here

  • All Blog Categories
  • Breakfast Bytes
  • Cadence Academic Network
  • Cadence Support
  • Custom IC Design
  • カスタムIC/ミックスシグナル
  • 定制IC芯片设计
  • Digital Implementation
  • Functional Verification
  • IC Packaging and SiP Design
  • Life at Cadence
  • The India Circuit
  • Mixed-Signal Design
  • PCB Design
  • PCB設計/ICパッケージ設計
  • PCB、IC封装:设计与仿真分析
  • PCB解析/ICパッケージ解析
  • RF Design
  • RF /マイクロ波設計
  • Signal and Power Integrity (PCB/IC Packaging)
  • Silicon Signoff
  • Spotlight Taiwan
  • System Design and Verification
  • Tensilica and Design IP
  • Whiteboard Wednesdays
  • Archive
    • Cadence on the Beat
    • Industry Insights
    • Logic Design
    • Low Power
    • The Design Chronicles

How to Model State Machines in the Accellera Portable Stimulus Standard for Low Power SoC Verification

 The Accellera Portable Stimulus Standard (PSS) is experiencing growing customer interest, and generating a host of questions. In this blog Sharon Rosenberg details the modeling of state machines using the PSS in order to perform low power SoC verification, followed by a demonstration of the same in Perspec. In addition he clarifies the term “Graph” as it is used in relation to the PSS.

Read more about Cadence Perspec System Verifier and support for PSS.

Pretty cool!

Steve

Tags:
  • Low Power |
  • SoC verification |
  • perspec system verifier |
  • Accellera |
  • pss |
  • portable stimulus |