Get email delivery of the Cadence blog featured here
We know your designs are complex and so is timing analysis. We cannot change the design but we have made the timing analysis process easier for you. Timing closure is one of the most critical components of a digital design. To be able to meet timing at the later stages of design signoff, it is imperative to consider timing analysis within the synthesis stage itself. We at Cadence have taken this into account and developed integrated engines to enable timing analysis in the early stages of synthesis.
Here is the step-by-step process for timing analysis, debugging, and optimization during the design creation synthesis stage using the Genus Synthesis Solution.
Stages of Timing Analysis
Checklist to Perform Timing Analysis
Timing constraints: Improper constraints can lead to a bad starting point during global mapping and a bad result in the end. So, start with proper timing constraints.
Pre-synthesis diagnosis: Generate pre-synthesis timing reports first for analysis by checking the timing intent.
Logic levels: Identify the logic levels of different paths in the design.
Abnormally large cell/transition delay: Large delays in a cell can indicate the problem with the wire-load model, operating conditions, or technology library. Check the log file when the library and constraints are read.
Input-to-output path: Check for the input and output timing delays.
And this is not the end of the timing story, for you may have many other questions such as:
To explore more about these common questions that might arise while doing timing analysis, refer to the latest RAK on https://support.cadence.com [Cadence login required].
RAK Title: Genus Quick Start Guide: Timing Analysis
Direct Link: https://support.cadence.com/apex/ArticleAttachmentPortal?id=a1O3w000009bdlKEAQ&pageName=ArticleContent
Enhance the Genus Synthesis experience with videos: Genus Synthesis Solution: Video Library