• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Whiteboard Wednesdays
  3. Whiteboard Wednesday - Introducing the DFI 5.0 Interface…
References4U
References4U

Community Member

Blog Activity
Options
  • Subscribe by email
  • More
  • Cancel
DDR Controller
Whiteboard Wednesdays
DDR PHY

Whiteboard Wednesday - Introducing the DFI 5.0 Interface Standard

8 May 2018 • Less than one minute read

In this week’s Whiteboard Wednesday, John MacLaren, chairman of the DDR PHY Interface Group, describes the new DFI 5.0 specification and the enhancements it provides to the Controller/PHY Interface of DDR memory channels.

Attachment:

  • wbw-john-mclaren.jpg
  • View
  • Hide

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information