• Home
  • :
  • Community
  • :
  • Blogs
  • :
  • Whiteboard Wednesdays
  • :
  • Whiteboard Wednesdays - Limitations of Scan Compression…

Whiteboard Wednesdays Blogs

Corrie Callenbach
Corrie Callenbach
7 May 2019
Subscriptions

Get email delivery of the Cadence blog featured here

  • All Blog Categories
  • Breakfast Bytes
  • Cadence Academic Network
  • Cadence Support
  • Custom IC Design
  • カスタムIC/ミックスシグナル
  • 定制IC芯片设计
  • Digital Implementation
  • Functional Verification
  • IC Packaging and SiP Design
  • Life at Cadence
  • The India Circuit
  • Mixed-Signal Design
  • PCB Design
  • PCB設計/ICパッケージ設計
  • PCB、IC封装:设计与仿真分析
  • PCB解析/ICパッケージ解析
  • RF Design
  • RF /マイクロ波設計
  • Signal and Power Integrity (PCB/IC Packaging)
  • Silicon Signoff
  • Spotlight Taiwan
  • System Design and Verification
  • Tensilica and Design IP
  • Whiteboard Wednesdays
  • Archive
    • Cadence on the Beat
    • Industry Insights
    • Logic Design
    • Low Power
    • The Design Chronicles

Whiteboard Wednesdays - Limitations of Scan Compression QoR

In this week's Whiteboard Wednesdays video, Scan Compression reduces the digital IC test time and data volume by orders of magnitude, but the technology’s limitations prevent achieving higher compression ratios. Distinguished engineer Rohit Kapur explains the different limiters of compression QoR and impact on scan design. To learn about the Cadence Modus DFT Software Solution, visit the product page at https://www.cadence.com/modus

Tags:
  • Whiteboard Wednesdays |
  • modus |
  • Scan Compression |