Whiteboard Wednesdays - Low Power SoC Design with High-Level Synthesis - Whiteboard Wednesdays - Cadence Blogs

Whiteboard Wednesdays - Low Power SoC Design with High-Level Synthesis

In this week’s Whiteboard Wednesdays video, Dave Apte discusses how to create the lowest power design possible by using architectural exploration and Cadence’s Stratus HLS solution.

Tags:

Whiteboard Wednesdays Blogs

Whiteboard Wednesdays - Low Power SoC Design with High-Level Synthesis