• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Whiteboard Wednesdays
  3. Whiteboard Wednesdays - LPDDR4X DRAM: Performance and Power…
References4U
References4U

Community Member

Blog Activity
Options
  • Subscribe by email
  • More
  • Cancel
Whiteboard Wednesdays
LPDDR4

Whiteboard Wednesdays - LPDDR4X DRAM: Performance and Power Efficiency Improvements Over LPDDR4

30 Jan 2018 • Less than one minute read

In this week's Whiteboard Wednesdays video, Kishore Kasamsetty will help you learn more about how LPDDR4X can cut down a significant amount of DRAM and SoC PHY power with the use of a 0.6V VDDQ signaling level. LPDDR4X is also available in the highest performance timing bins- 4266 Mbps. Silicon proven LPDDR4X IP in many popular nodes is available from cadence making it ideal for applications requiring high bandwidth with low power.

Attachment:

  • wbw_kishore_kasamsetty.png
  • View
  • Hide

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information