• Home
  • :
  • Community
  • :
  • Blogs
  • :
  • Whiteboard Wednesdays
  • :
  • Whiteboard Wednesdays - Scan Compression Fundamentals

Whiteboard Wednesdays Blogs

Corrie Callenbach
Corrie Callenbach
23 Apr 2019
Subscriptions

Get email delivery of the Cadence blog featured here

  • All Blog Categories
  • Breakfast Bytes
  • Cadence Academic Network
  • Cadence Support
  • Custom IC Design
  • カスタムIC/ミックスシグナル
  • 定制IC芯片设计
  • Digital Implementation
  • Functional Verification
  • IC Packaging and SiP Design
  • Life at Cadence
  • The India Circuit
  • Mixed-Signal Design
  • PCB Design
  • PCB設計/ICパッケージ設計
  • PCB、IC封装:设计与仿真分析
  • PCB解析/ICパッケージ解析
  • RF Design
  • RF /マイクロ波設計
  • Signal and Power Integrity (PCB/IC Packaging)
  • Silicon Signoff
  • Spotlight Taiwan
  • System Design and Verification
  • Tensilica and Design IP
  • Whiteboard Wednesdays
  • Archive
    • Cadence on the Beat
    • Industry Insights
    • Logic Design
    • Low Power
    • The Design Chronicles

Whiteboard Wednesdays - Scan Compression Fundamentals

In this week's Whiteboard Wednesdays video, Industry expert Rohit Kapur introduces the basic concepts of digital IC scan compression. Topics explained include the impacts of test application time and test data volume on test cost and the problems solved by implementing scan compression. To learn about the Cadence Modus DFT Software Solution, visit the product page at https://www.cadence.com/modus

Tags:
  • Whiteboard Wednesdays |
  • modus |
  • Scan Compression |