• Home
  • :
  • Community
  • :
  • Blogs
  • :
  • Whiteboard Wednesdays
  • :
  • Whiteboard Wednesdays - TensorFlow to RTL with High-Level…

Whiteboard Wednesdays Blogs

Corrie Callenbach
Corrie Callenbach
14 Apr 2020
Subscriptions

Get email delivery of the Cadence blog featured here

  • All Blog Categories
  • Breakfast Bytes
  • Cadence Academic Network
  • Cadence Support
  • Custom IC Design
  • カスタムIC/ミックスシグナル
  • 定制IC芯片设计
  • Digital Implementation
  • Functional Verification
  • IC Packaging and SiP Design
  • Life at Cadence
  • The India Circuit
  • Mixed-Signal Design
  • PCB Design
  • PCB設計/ICパッケージ設計
  • PCB、IC封装:设计与仿真分析
  • PCB解析/ICパッケージ解析
  • RF Design
  • RF /マイクロ波設計
  • Signal and Power Integrity (PCB/IC Packaging)
  • Silicon Signoff
  • Spotlight Taiwan
  • System Design and Verification
  • Tensilica and Design IP
  • Whiteboard Wednesdays
  • Archive
    • Cadence on the Beat
    • Industry Insights
    • Logic Design
    • Low Power
    • The Design Chronicles

Whiteboard Wednesdays - TensorFlow to RTL with High-Level Synthesis

In this week’s Whiteboard Wednesdays video, Dave Apte explains the flow from a TensorFlow description of a machine-learning network to a high quality RTL implementation by leveraging Cadence’s Stratus HLS solution.

Tags:
  • High-Level Synthesis |
  • Whiteboard Wednesdays |
  • TensorFlow |
  • Stratus |