• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Whiteboard Wednesdays
  3. Whiteboard Wednesdays—Creating an Acceleration-Ready Simulation…
References4U
References4U

Community Member

Blog Activity
Options
  • Subscribe by email
  • More
  • Cancel
accelerated VIP
Verification IP
Whiteboard Wednesdays
IP
VIP
Palladium XP
simulation
SystemVerilog UVM
verification

Whiteboard Wednesdays—Creating an Acceleration-Ready Simulation Environment with Accelerated VIP

24 May 2016 • Less than one minute read

In this week's Whiteboard Wednesdays video, Ofer Steinberg explains how accelerated VIP can dramatically speed up verification and describes a method to simplify the application of a SystemVerilog UVM test environment to simulation-acceleration with the Palladium XP platform.

Attachment:

  • wbw_ofer_steinberg.png
  • View
  • Hide

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information