• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Whiteboard Wednesdays
  3. Whiteboard Wednesdays - Driving Forces and Design Concerns…
References4U
References4U

Community Member

Blog Activity
Options
  • Subscribe by email
  • More
  • Cancel
Whiteboard Wednesdays
PCIe
PCI Express Gen4
PCI Express

Whiteboard Wednesdays - Driving Forces and Design Concerns Behind PCI Express Gen4

11 Oct 2016 • Less than one minute read

In this week's Whiteboard Wednesdays video, the second in a two-part series, Lana Chan explores the factors that drove the development of PCIe Gen4. She also details SoC concerns that design and verification engineers need to address in their designs.

Attachment:

  • wbw_lana_chan.png
  • View
  • Hide

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information