• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Whiteboard Wednesdays
  3. Whiteboard Wednesdays - Reusable Data-Driven Verification…
References4U
References4U

Community Member

Blog Activity
Options
  • Subscribe by email
  • More
  • Cancel
SystemVerilog
Verification IP
Whiteboard Wednesdays
TLM 2.0
data driven verification

Whiteboard Wednesdays - Reusable Data-Driven Verification Using TLM 2.0

8 Mar 2016 • Less than one minute read

In this week's Whiteboard Wednesdays, Zeev Kirshenbaum describes a method for creating protocol-independent stimulus using verification IP along with SystemVerilog TLM 2.0 extensions.  This makes interface verification faster and easier.

Attachment:

  • wbw_zeev_kirshenbaum.png
  • View
  • Hide

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information