• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Whiteboard Wednesdays
  3. Whiteboard Wednesdays - Simplifying SoC Verification with…
References4U
References4U

Community Member

Blog Activity
Options
  • Subscribe by email
  • More
  • Cancel
Verification IP
Interconnect Workbench
uvm
Whiteboard Wednesdays
VIP
SoC
Shin Chan Kang

Whiteboard Wednesdays - Simplifying SoC Verification with Interconnect Workbench

28 Feb 2017 • Less than one minute read

In this week’s Whiteboard Wednesdays video, Shin Chan Kang explains how the Cadence Interconnect Workbench (IWB) helps you with SoC interconnect verification and performance analysis by auto-generating your UVM environment, and also provides functional coverage and performance metrics like bandwidth and latency.

Attachment:

  • wbw_shin-chan_kang.png
  • View
  • Hide

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information