• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Whiteboard Wednesdays
  3. Whiteboard Wednesdays - Verification Made Easy with Memory…
References4U
References4U

Community Member

Blog Activity
Options
  • Subscribe by email
  • More
  • Cancel
Whiteboard Wednesdays
wide i/o
SoC
memory models
verifying memory interfaces

Whiteboard Wednesdays - Verification Made Easy with Memory Models

19 Aug 2014 • Less than one minute read
In this week's Whiteboard Wednesdays, Tom Hackett explains memory models and their role in verifying memory interfaces in today's SoCs. He'll explain the differences between memory models and simulation VIP, and talk about how they can help make verification a little easier.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information