Home
  • Products
  • Solutions
  • Support
  • Company
  • Products
  • Solutions
  • Support
  • Company
Community Blogs Whiteboard Wednesdays Whiteboard Wednesdays - Verification Made Easy with Memory…

Author

References4U
References4U

Community Member

Blog Activity
Options
  • Subscriptions

    Never miss a story from Whiteboard Wednesdays. Subscribe for in-depth analysis and articles.

    Subscribe by email
  • More
  • Cancel
Whiteboard Wednesdays
wide i/o
SoC
memory models
verifying memory interfaces

Whiteboard Wednesdays - Verification Made Easy with Memory Models

19 Aug 2014 • Less than one minute read
In this week's Whiteboard Wednesdays, Tom Hackett explains memory models and their role in verifying memory interfaces in today's SoCs. He'll explain the differences between memory models and simulation VIP, and talk about how they can help make verification a little easier.


© 2023 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information